Tài liệu Cryptographic Algorithms on Reconfigurable Hardware- P13 doc

340 References

173. L. R. Knudsen. SMASH A Cryptographic Hash Function. In FSE, pages

228-242, 2005. to appear.

174. D. E. Knuth. The Art of Computer Programming 3rd. ed. Addison-Wesley,

Reading, Massachusetts, 1997.

175. N. Kobhtz. EUiptic Curve Cryptosystems. Mathematics of Com.putation,

48(177):203-209, Janury 1987.

176. N. KobUtz. CM-Curves with Good Cryptographic Properties. In CRYPTO,

volume 576 of Lecture Notes in Computer Science, pages 279-287. Springer,

1991.

177. g. K. Kog. High-Speed RSA Implementation. Technical Report TR 201, 71

pages, RSA Laboratories, Redwood City, CA, 1994.

178. Q. K. Kog and T. Acar. Montgomery Multiplication in GF(2 ). Designs, Codes

and Cryptography, 14(l):57-69, 1998.

179. Q. K. Kog and C. Y. Hung. Carry Save Adders for Computing the Product

AB modulo A^. lEE Electronics Letters, 26(13):899-900, June 1990.

180. Q. K. Kog and C. Y. Hung. Multi-Operand Modulo Addition Using Carry Save

Adders. lEE Electronics Letters, 26(6):361-363, March 1990.

181. Q. K. Kog and C. Y. Hung. Bit-Level Systolic Arrays for Modular Multiplica￾tion. Journal of VLSI Signal Processing, 3(3):215-223, 1991.

182. Q. K. Kog, D. Naccache, and C. Paar, editors. Cryptographic Hardware and

Embedded Systems - CUES 2001, Third International Workshop, Paris, France,

May I4-I6, 2001, Proceedings, volume 2162 of Lecture Notes in Computer Sci￾ence. Springer, 2001.

183. Q. K. Kog and C. Paar, editors. Cryptographic Hardware and Embedded Sys￾tems, First International Workshop, CHES'99, Worcester, MA, USA, August

12-13, 1999, Proceedings, volume 1717 of Lecture Notes in Computer Science.

Springer, 1999.

184. Q. K. Kog and C. Paar, editors. Cryptographic Hardware and Embedded Sys￾tems - CHES 2000, Second International Workshop, Worcester, MA, USA,

August 17-18, 2000, Proceedings, volume 1965 of Lecture Notes in Computer

Science. Springer, 2000.

185. M. Kochanski. Developing an RSA Chip. In Advances in Cryptology -

CRYPTO '85, Santa Barbara, California, USA, August 18-22, 1985, Pro￾ceedings, volume 218 of Lecture Notes in Computer Science, pages 350-357.

Springer, 1985.

186. P. C. Kocher, J. Jaffe, and B. Jun. Differential Power Analysis. In CRYPTO

'99: Proceedings of the 19th Annual International Cryptology Conference on

Advances in Cryptology, pages 388-397, London, UK, 1999. Springer-Verlag.

187. I. Koren. Computer Arithmetic Algorithms. Prentice-Hall, Englewood Cliffs,

NJ, 1993.

188. D. C. Kozen. The Design and Analysis of Algorithms. Springer-Verlag, New

York, NY, 1992.

189. D. Kulkarni, W. A. Najjar, R. Rinker, and F. J. Kurdahi. Compile-time Area

Estimation for LUT-based FPGAs. ACM Trans. Des. Autom. Electron. Syst.,

11(1):104-122, 2006.

190. N. Kunihiro and H. Yamamoto. New Methods for Generating Short Addition

Chains. lEICE Trans. Fundamentals, E83-A(l):60-67, January 2000.

191. I. Kuon and J. Rose. Measuring the Gap Between FPGAs and ASICs. In

FPGA '06: Proceedings of the intemation symposium on Field programmable

gate arrays, pages 21-30, New York, NY, USA, 2006. ACM Press.

Please purchase PDF Split-Merge on www.verypdf.com to remove this watermark.

References 341

192. A. Labbe and A. Perez. AES Implementations on FPGA: Time Flexibility

Tradeoff. In Proceedings of FPL02, pages 836-844, 2002.

193. RSA Laboratories. The Public-Key Cryptography Standards (PKCS), June

2002. Available at: http://www.rsasecurity.com/rsalabs/node.asp7id—2124.

194. RSA Laboratories. RSA Challenge. Available at:

http://www.rsasecurity.com/rsalabs/node.asp?id=2092, November 2005.

195. RSA Laboratories. RSA Security, 2005. http://www.rsasecurity.com/rsalabs/.

196. R. E. Ladner and M. J. Fischer. Parallel Prefix Computation. Journal of the

ACM, 27(4):831-838, 1980.

197. S. Lakshmivarahan and S. K. Dhall. Parallelism in the Prefix Problem, Oxford

University Press, Oxford, London, 1994.

198. J. Lamoureux and S. J. E. Wilton. FPGA Clock Network Architecture: Flex￾ibility vs. Area and Power. In FPGA '06: Proceedings of the international

symposium on Field programmable gate arrays, pages 101-108, New York, NY,

USA, 2006. ACM Press.

199. D. Laurichesse and L. Blain. Optimized Implementation of RSA Cryptosystem.

Computers & Security, 10(3):263-267, May 1991.

200. S. O. Lee, S. W. Jung, C. H. Kim, J. Yoon, J. Y. Koh, and D. Kim. De￾sign of Bit Parallel Multiplier with Lower Time Complexity. In Information

Security and Cryptology - ICISC 2003, 6th International Conference, Seoul,

Korea, November 27-28, 2003, Revised Papers, volume 2971 of Lecture Notes

in Computer Science, pages 127-139. Springer-Verlag, 2004.

201. H. Leitold, W. Mayerwieser, U. Payer, K. C. Posch, R. Posch, and J. Wolker￾storfer. A 155 Mbps Triple-DES Network Encryptor. In CHESS 2000, pages

164-174, LNCS 1965, 2000. Springer-Verlag.

202. A. Lenstra and H. Lenstra, editors. The Development of the Number Field

Sieve, Lecture Notes in Mathematics 1554- Springer-Verlag, 1993.

203. J. Leonard and W. H. Magione-Smith. A Case Study of Partially Evaluated

Hardware Circuits: Key Specific DES. In Field-Programmable Logic and Ap￾plications, FPL' 97, pages 234-247, London, UK, September 1997. Springer￾Verlag, 1997.

204. I. K. H. Leung and P. H. W. Leong. A Microcoded Elliptic Curve Processor

using FPGA Technology. IEEE Transactions on VLSI Systems, 10(5):550-559,

2002.

205. S. Levy. The Open Secret. Wired Magazine, 7(04):l-6, April 1999. Available

at: http://www.wired.eom/wired/archive/7.04/crypto.html.

206. D. Lewis, E. Ahmed, G. Baeckler, V. Betz, and et al. The Stratix II Logic and

Routing Architecture. In FPGA '05: Proceedings of the 2005 ACM/SIGDA

13th international symposium, on Field-programmable gate arrays, pages 14-

20, New York, NY, USA, 2005. ACM Press.

207. D. Lewis, V. Betz, D. Jefferson, A. Lee, C. Lane, P. Leventis, and et al. The

Stratix 960; Routing and Logic Architecture. In FPGA '03: Proceedings of the

2003 ACM/SIGDA eleventh international symposium on Field programmable

gate arrays, pages 12-20, New York, NY, USA, 2003. ACM Press.

208. J. D. Lipson. Elements of Algebra and Algebraic Computing. Addison-Wesley,

Reading, MA, 1981.

209. Q. Liu, D. Tong, and X. Cheng. Non-Interleaving Architecture for Hardware

Implementation of Modular Multiplication. In IEEE International Symposium

on Circuits and Systems, 2005. ISCAS 2005, volume 1, pages 660-663. IEEE,

May 2005.

Please purchase PDF Split-Merge on www.verypdf.com to remove this watermark.